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ABSTRACT: The upgrade to the High Luminosity Large Hadron Collider will pose unprecedented
challenges to the tracking systems of all experiments. Recent advancement of active pixel detectors
designed in CMOS processes provide attractive alternatives to the well-established hybrid design
using passive sensors.
This article presents studies with a high-voltage CMOS active pixel sensor designed for the ATLAS
tracker upgrade. The sensor is glued to the read-out chip of the Insertable B-Layer. The device
under test is structured in smaller pixels than those of the attached read-out chip with information
on the hit CMOS pixel encoded in the output signal (subpixel encoding). Test beam measurements
mapping recorded hits in the read-out chip to CMOS pixels, thus validating the subpixel encoding,
are described.
KEYWORDS: Instrumentation for particle accelerators and storage rings - high energy (linear
accelerators, synchrotrons), Particle tracking detectors (Solid-state detectors), Electronic detector
readout concepts (solid-state).
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1. Introduction
The Large Hadron Collider (LHC) is scheduled to be upgraded to the High Luminosity Large
Hadron Collider (HL-LHC) from 2023 onwards. After this Phase-II Upgrade, the instantaneous
peak luminosity is expected to reach values of up to 7.5× 1034 cm2s−1. The challenges resulting
from expected unprecedented hit rates and radiation levels in the innermost part of the ATLAS
detector will be met by a full replacement of the current ATLAS Inner Detector (ID) with an all-
silicon tracking system, the ATLAS Inner Tracker (ITk) [1, 2].
The ITk foresees a pixel detector as its innermost component that will cover an area of ap-
proximately 10 m2, corresponding to about ten times that of the pixel detector of the ID. More
cost-effective technologies than the hybrid pixel module concept connecting sensor and read-out
chip pixel by pixel with bump bonds are therefore attractive.
Industrial CMOS processes offer design features resulting in a high breakdown voltage which
allows the creation of a deep depletion zone suitable for detection of charged particles. CMOS pro-
cesses are typically applied to wafers larger than those used for passive, high-resistivity bulk sen-
sors. In combination with cost-effective interconnection methods, such as wafer to wafer bonding
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or gluing techniques, active CMOS pixel sensors are a promising candidate for future applications.
In addition, CMOS designs allow to realise smaller pixel sizes than would be possible with devices
designed for bump bond interconnection, which is beneficial in a high track density environment.
This report presents parameter studies and test beam measurements specifically addressing a
new concept of reading out several smaller CMOS pixels connected to one pixel on the read-out
chip to benefit from improved resolution and track separation. This paper is based on the results
and contains sections from Ref. [3].
2. Active High-Voltage CMOS Sensors
Processes such as HV-CMOS offer new approaches to realise active pixel detectors capable of
coping with rate and radiation levels expected at the HL-LHC. The high-voltage technology allows
a combination of standard low-voltage CMOS transistors, which are used to implement internal
electronics, and the bias of the sensor with more than -50 V. Consequently, a depleted zone of
10µm to 100µm is formed, depending on the CMOS process and the bulk resistivity. The charge
carriers released by ionising particles in the depleted area are collected by drift to allow a fast
read-out that fulfils the HL-LHC requirements.
The HV-CMOS technology is applied in a large variety of CMOS processes, which are indus-
trially available from several vendors. This report describes studies with the HV2FEI4v2 [4] which
is implemented in the Austria Microsystems (AMS) 180 nm high-voltage CMOS process [5]. It is
glued to the FE-I4 readout chip [6, 7], forming a capacitively coupled pixel detector (CCPD) [8].
The FE-I4 contains read-out circuitry for 26 880 pixels arranged in 80 columns of 250µm pitch
by 336 rows of 50µm pitch. Each FE-I4 pixel is composed of an amplification stage followed by
a discriminator with an independently adjustable threshold. For each hit passing the discriminator
threshold, the time at which the threshold is crossed is recorded along with the 4 bit Time over
Threshold (ToT), measured in units of 25 ns. The ToT is defined as the time that the amplifier
output signal remains above threshold. The correspondence between collected charge and ToT can
be adjusted individually for each cell by the feed-back current of the amplification, controlled by a
pixel register DAC (FDAC). Information from all discriminators which detected a hit is kept in the
chip for a programmable latency interval after which the information is sent on the output link if a
trigger is supplied. Hits from up to 16 consecutive LHC clock cycles (25 ns) are sent upon trigger
reception with their respective timing noted by a trigger counter (Lvl1).
The HV2FEI4v2 sensor prototype has a size of approx. 2.2×4.4mm2, which is much smaller
than the FE-I4. The sensor pixels are arranged in 240 unit cells, each containing six pixels. Three
sensor pixels are connected to one FE-I4 readout chip pixel. The schematic drawing in Figure 1
shows the subpixel mapping for one unit cell. The standard pixel cell consists of an amplifier, the
corresponding feedback circuit and a comparator. The working points of the transistors are set by
external bias voltages, most importantly the external threshold voltage, Th. Other parameters are
controlled by global and pixel registers. The global register contains settings for 19 DACs and six
switches. The adjustment of the feedback current is controlled by the VNFB DAC. The parameters
VNOut1, VNOut2, and VNOut3 adjust the amplitude of the output signal of the three different
subpixels.
– 2 –
Figure 1. Schematic drawing of the HV2FEI4v2 subpixel structure of one unit cell. The three white (light)
sensor pixels are connected to the FE-I4 readout chip pixel with the white pad and the green (dark) ones to
the FE-I4 pixel with the green pad.
3. Parameter Studies
3.1 Read-out System and Injection-based Measurements
Data acquisition and control of both the HV2FEI4v2 and the FE-I4 of the CCPD hybrid under
study were carried out with the USBpix system [9]. Operation of FE-I4 chips (without CMOS
sensors) with USBpix was fully implemented in the course of module tests for the Insertable B-
layer (IBL) [10].
While communication between USBpix and FE-I4 relies on the programmable digital elec-
tronics of the USBpix main board (Multi-IO), a General Purpose Adapter Card (GPAC) con-
nected to the Multi-IO board provides additional DC and slow input signals needed to control
the HV2FEI4v2. Both boards are steered by a C++ software package that permits simultaneous
control and read-out of HV2FEI4v2 and FE-I4 as would be required during ATLAS data taking
and calibration [11].
Test and calibration of the HV2FEI4v2 are performed using an internal injection mechanism:
a well-defined charge is injected directly into the analogue part of all pixels of the HV2FEI4v2
at the same time via the GPAC injection circuit. The generated signal is then read out by the
FE-I4. With a measurement injecting a charge well above the expected HV2FEI4v2 discriminator
threshold, the capacitive coupling of HV2FEI4v2 to FE-I4 is validated (Analog Test). A similar
measurement records and possibly adjusts the ToT measured by the FE-I4. A Threshold Scan is
based on injections, automatically varying the injection voltage from the GPAC during the scan.
The injection is repeated several times and the number of hits per injection voltage as measured by
the FE-I4 is recorded. During the scan, the injection voltage is varied from 0 V to 1.5 V in 61 steps.
The resulting number of hits as function of the injection voltage is fitted with an error function.
The fit determines the injection voltage at the comparator threshold (threshold equivalent voltage,
ThEV) as the voltage at 50% of the occupancy while the fit parameter describing the spread of the
turn-on behaviour corresponds to the equivalent noise of the HV2FEI4v2 analogue cell.
3.2 HV2FEI4v2 Comparator Threshold
The external threshold voltage Th is assumed to be the parameter that influences the comparator
threshold ThEV the most. Figure 2(a) shows the results of different Threshold Scans for external
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Figure 2. Threshold equivalent voltage, ThEV, of the HV2FEI4v2 as measured with a Threshold Scan for
different parameter settings. The error bars show the pixel dispersion.
threshold voltages between the minimum stable value1 0.89 V up to 1 V. The error bars indicate
the pixel dispersion. Both ThEV averaged over all pixels and the corresponding dispersion increase
with increasing external threshold voltage.
In addition, the influence of the feedback parameter VNFB was studied by measuring ThEV
for three VNFB DAC settings. VNFB has a stronger influence on ThEV than the external threshold
voltage. For large feedback currents the amplitude of the amplifier output signal is reduced, be-
cause part of the signal charge is compensated. This effect is known as ballistic deficit and leads
to an increase of the effective comparator threshold at high values of VNFB. Furthermore, the dis-
persion of the distribution increases with VNFB. This effect results from the fact that the feedback
transistors suffer more from process fluctuations than e.g. the comparator transistors.
Because the VNOut1/2/3 DACs will play an important role in the subpixel mapping, their
influence on the comparator threshold was investigated. Figure 2(b) shows the measurement of the
injection voltage at the threshold as function of the VNOut DAC values for all three subpixels. The
error bars again indicate the pixel dispersion. The measurement was performed at the minimum
stable external threshold voltage of 0.89 V. In the measurement for VNOut1 only the subpixel
type 1 was enabled, as for the measurements with VNOut2 and VNOut3 only the subpixel types 2
and 3, respectively. The VNOut1/2/3 DACs influence the threshold equivalent voltage. This effect
was not expected, because the VNOut1/2/3 parameters are supposed to only influence the signal
amplitude after the comparator. No significant difference among the three subpixels is measured.
3.3 Tuning Towards Subpixel Mapping
For a successful subpixel decoding, the ToT response of the FE-I4 needs to be adjusted to the
1For voltages below 0.89 V no measurement was possible, because for some pixels the threshold was so low that
only noise hits were registered.
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amplitude of the sensor signal [12]. Before tuning the signals of the subpixel types 1, 2 and 3, the
impact of the VNOut1/2/3 DACs on the ToT is investigated.
Only one subpixel type was enabled at a time and the ToT response to different VNOut settings
was measured. The same was repeated for all three subpixel types. Figure 3 shows the ToT response
as a function of VNOut1/2/3 DAC values. ToT saturates for VNOut DAC settings above 12. In
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Figure 3. ToT response as a function of
VNOut1/2/3 DACs for the three subpixel types
for a given feedback tuning of the FE pixels. The
error bars show the standard deviation of the dis-
tribution.
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Figure 4. ToT distribution of the HV2FEI4v2
module for the three subpixel types measured in
three separate Analog Test scans.
this limited dynamic range the output signal of the different subpixel types varies by up to 2 ToT
units with VNOut2 having the highest ToT response.
Considering the result above, the FDAC of the FE-I4 readout chip was adjusted to the sensor
response. The FDAC values were tuned to produce a ToT value of 3 for a signal with VNOut1 set
to 3 to get the lowest possible ToT response. To get the largest possible separation between the ToT
response of the three subpixels, VNOut2 was set to 60 and VNOut3 was set to 5.
With these VNOut1/2/3 settings an Analog Test was performed to measure the average ToT
response per pixel. Figure 4 shows the ToT distributions for the three subpixels after the tuning.
Most of the subpixels can be separated, but there is some overlap between the distributions.
4. Test Beam Measurements
4.1 Set-up
A EUDET-type beam telescope [13] was used to reconstruct the tracks of the particles passing
through the assembly under test. Thus, hit information from the assembly (hit position, timing)
can be compared to the extrapolated track position at the position of the assembly, allowing the
calculation of spatially resolved hit efficiency and the resolution of the assembly.
The high resolution EUDET-type beam telescope is based on monolithic active pixel sensors.
It consists of six planes of Mimosa26 sensors, the positions of which can be adjusted to optimise
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Figure 5. The DESY II test beam setup. Shown are the CCPD with the FE-I4 reference plane, together with
the six planes of the telescope.
the tracking resolution. The pixel pitch is 18.4 µm, and the single-point resolution of each plane
is below 4 µm. Data acquisition is provided by the EUDAQ framework [14]. Scintillators placed
in front of the telescope provide track triggers, while a planar silicon pixel detector, read out by an
FE-I4 chip allows the definition of a trigger region-of-interest, adapted to the physical dimensions
of the HV2FEI4v2. Operation of HV2FEI4v2 and FE-I4 was realised with the USBpix system
described in Section 3.1. The existing USBpix software provides full integration with the EUDAQ
framework. The integration time of the beam telescope is 115.2 µs, while the assembly under test
integrates for 400 ns. Therefore, a second FE-I4 module is installed as a timing reference.
Data was taken at test beam line 21 at the DESY II accelerator. This beam line provides
1-6 GeV electrons. For the measurements presented here, a beam energy of 5 GeV was used to
achieve a high beam intensity, leading to a trigger rate of approx. 1 kHz.
To take data at the DESY II test beam, the assembly under test, together with the USBPix
readout hardware, was mounted on a custom made mechanical holder between the third and fourth
planes of the beam telescope. The sample was oriented perpendicular to the beam direction. The
planes of the telescope were arranged to optimise track resolution given the level of multiple scat-
tering expected at the particular beam energy.
The coordinate system for the test beam is right-handed with positive z pointing in the direction
of the beam (from right to left in Figure 5), x in the horizontal and y in the vertical direction. The
sample is mounted such that columns of the FE chip and rows of the HV2FEI4v2 are oriented
vertically.
4.2 Track Reconstruction
Two software frameworks are used to reconstruct and analyse the test beam data samples. Track
finding and reconstruction is carried out with EUTelescope [15]. The telescope tracks and hits
from the assembly under test are stored in ROOT ntuples, which are read by the second software
framework, TBmonII [3] to run the analysis.
The track reconstruction is done in five steps:
1. Data conversion:
Raw data from the telescope and DUT DAQ systems are converted into LCIO format. In the
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process, noisy pixels are identified based on their firing frequency and stored in a database
for the following steps.
2. Clustering:
Individual hits are grouped into clusters based on their spatial distance, with an additional cut
on the Lvl1 of the hits. After having discarded clusters containing pixels that were flagged
as noisy, the remaining clusters are stored in a database for further analysis.
3. Hitmaking:
Cluster coordinates are derived from all the pixels contained within the cluster. A centre-of-
gravity algorithm is used to determine the cluster central position. Correlations between hit
positions are used to calculate a rough pre-alignment for the planes.
4. Alignment:
Pre-aligned hits are used for fitting of preliminary tracks, which then serve as input for align-
ment in MillipedeII [16]. The resulting alignment constants are stored in a database.
5. Track fitting:
Tracks are fitted to the aligned hits using a Deterministic Annealing Fitter [17], which takes
into account multiple scattering. Tracks are required to have hits attached to them on at least
five out of the six telescope planes and have χ2 ≤ 75.
4.3 Analysis
Additional cuts are applied to the ensemble of reconstructed tracks to select only those tracks that
are meaningful for the analysis of the DUT.
• Tracks are required to have a hit attached to them in the reference plane in order to se-
lect tracks that pass through the DUT during its integration time of 400 ns. In the analysis
framework, a hit is matched to a track if the distance between the hit coordinate and the
extrapolated track position is less than pixel pitch plus 10 µm in either direction.
• Highest track reconstruction quality is ensured by cutting on χ2 ≤ 25 for all reconstructed
tracks.
• Tracks that pass through pixels at the edge of the DUT sensor are only regarded in special
analyses, but are ignored for general analysis. This is done to suppress possible effects of the
electric field at the sensor edge.
• Tracks passing through noisy or defect pixels are rejected, since the measured total charge of
a cluster containing such pixels might be wrong.
Tracks passing these additional cuts are referred to as good tracks and are being used for further
analysis.
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5. Subpixel Decoding
To achieve the maximum resolution possible with the HV2FEI4v2, hits in the three subpixels have
to be distinguished from each other. To study ways to identify the hit subpixel, test beam measure-
ments were performed with only one subpixel type enabled at a time. The optimised settings for
VNOut1/2/3 and the FDAC found in Section 3.3 were used during these measurements.
The most straight-forward separation of the three subpixel types uses only the ToT values
measured by FE-I4. Since the overlap between the ToT distributions of the subpixel types (see
Figure 4) prevents an unambiguous distinction, additional variables are studied to obtain larger
separation power. Figure 6 shows the Lvl1 distributions of the three subpixel types. The peaks of
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Figure 6. Lvl1 distributions from three separate test beam measurements with only one enabled subpixel
type at a time.
the Lvl1 distributions of the three subpixel types differ by two bins from each other. This behaviour
can be attributed to a combination of the time constant of the coupling capacitor in the HV2FEI4v2
and time walk in the FE-I4 amplifiers.
For the analysis of the test beam measurements the additional information from Lvl1 is used to-
gether with the ToT information to define a two-dimensional likelihood function for each subpixel.
Figure 7 shows the normalised likelihood distributions for the subpixel types. These functions
were measured in dedicated runs with only one subpixel type active at a time. Since the tuning
of both HV2FEI4v2 and FE-I4 read-out chip was not changed, they could be used in subsequent
measurements with all subpixels enabled.
6. Resolution Studies
Data from test beam measurements with one subpixel type enabled are used to study spatial reso-
lution. Due to the layout and arrangement of the HV2FEI4v2 unit cells (see Figure 1) the distance
between neighbouring active subpixels is large in three of the four directions. Therefore, only
clusters with one hit pixel are analysed.
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Figure 7. ToT and Lvl1 distributions from dedicated test beam measurements with only one subpixel type
active at a time. These distributions serve as reference templates for the likelihood.
The expected standard deviation is 37.5 µm in x- and 13.8 µm in y-direction, given by the
quadratic sum of the geometrical resolution and the measured telescope pointing resolution of
approximately 10 µm [3]. The standard deviations of the measured residual distributions are
(35.6±0.1) µm in x-direction and (15.65±0.06) µm in y-direction. The smaller value for the
x-direction can be attributed to errors in the cluster position, because hits close to the edge of a
subpixel are treated incorrectly since the neighbouring subpixels are turned off. The larger value
for the y-direction is caused by a misalignment during track reconstruction.
Test beam measurements were carried out with all subpixel types enabled and at a sensor bias
voltage of -40 V. Residual distributions for cluster size one are studied using the likelihood method
for subpixel decoding, as described in Section 5. The standard deviations of the residuals are mea-
sured to be 40.9 µm in x and 15.3 µm in y. The value in x-direction is larger than that obtained
with only one subpixel enabled, an effect expected from a wrong assignment of the subpixel type.
Subpixels being mapped to the wrong position cause tails on both sides of the x-residual distribu-
tions. The number of mismatched hits was estimated from the tails of the x-residual distributions
to be approximately 5%.
7. Hit Efficiency Studies
The detection efficiency of the HV2FEI4v2 is studied in test beam measurements with all subpixel
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types enabled. It is defined as the fraction of good tracks matched to hits on the HV2FEI4v2 within
a matching radius of pixel pitch plus 10 µm around the extrapolated track position, divided by the
total number of good tracks passing through the DUT. Data was taken at room temperature with
sensor bias voltages of -30 V to -80 V, with most results based on measurements at -60 V. The
errors induced by a subpixel mismatch rate of approx. 5% (see Section 6) propagates to the hit
efficiency. Hence, the relative uncertainty on the hit efficiency is dominated by the mismatch rate.
The mean hit efficiencies and the standard deviation σ measured at the minimum stable ex-
ternal threshold voltage of 0.89 V are presented in Table 1. The mean hit efficiency of subpixel
Module average Subpixel 1 Subpixel 2 Subpixel 3
Efficiency σ Efficiency σ Efficiency σ Efficiency σ
72% 21% 55% 28% 81% 9% 80% 9%
Table 1. Mean hit efficiencies and their standard deviation for a test beam measurement with all subpixel
types enabled at a sensor bias voltage of -60 V.
type 2 and 3 is approximately 80%, the maximum pixel efficiency being ≥ 95%. The hit effi-
ciency distribution of subpixel type 1 is very broad and the mean hit efficiency is lower than for the
other subpixel types, which lowers the average hit efficiency across the whole sensor. This effect
is attributed to two separate issues. First, the hit efficiency of subpixel type 1 is measured to be
intrinsically lower than for the others. Second, the low ToT response of subpixel type 1 together
with the high HV2FEI4v2 comparator threshold2 further reduces the efficiency.
The average in-pixel efficiency plotted separately for the six pixels of one unit cell is shown
in Figure 8. To increase statistics, pixel hits and tracks from all unit cells are projected into one
cell, taking the cell orientation into account. The hit efficiency in the centre of the subpixel reaches
values in excess of 90% for subpixel types 2 and 3, decreasing towards the edges of the subpixel due
to charge sharing. This, together with the low efficiency of subpixel type 1, creates the asymmetry
of the efficiency at the long edges of subpixel types 2 and 3.
The hit efficiency as a function of the external threshold voltage is shown in Figure 9(a) for
external threshold voltages between 0.89 V and 0.95 V. It decreases with increasing external thresh-
old voltage, as expected from the corresponding increase in HV2FEI4v2 comparator threshold dis-
cussed in Section 3.2.
Figure 9(b) shows the hit efficiency as a function of the sensor bias voltage for bias voltages
between -30 V and -80 V. Again, the large standard deviation of subpixel type 1 can be seen. No
significant increase in the mean hit efficiency for a decreasing sensor bias voltage is observed.
However, the hit efficiency distributions of -60 V (see Figure 10(a)) and -80 V (see Figure 10(b))
exhibit a shift of the peak position of the distribution. This indicates an increase of the efficiency
with the sensor bias voltage as expected from faster charge collection due to an increased drift field.
2The actual comparator threshold is determined by the difference of the external threshold voltage to the baseline
voltage [18], the latter being set to 0.8 V for all measurements. This has to be compared with a signal voltage of
approximately 100 mV measured for a Fe55 line [4] which generates 1660e of charge in silicon, while the most probable
charge deposited by a MIP-like particle in 10 µm of silicon is approximately 1000e.
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Figure 8. In-pixel hit efficiency maps for the 6 different subpixel geometries. All subpixel types were
enabled. The external threshold voltage is 0.89 V and the sensor bias voltage -60 V. The colour scale ranges
from 0 to 1.
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Figure 9. Hit efficiency as a function of the external threshold voltage at a sensor bias voltage of -60 V and
the sensor bias voltage for an external threshold voltage of 0.89 V. All subpixel types are enabled. The error
bar shows the standard deviation of the efficiency distribution.
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Figure 10. Hit efficiency distribution for a test beam measurement with all subpixel types enabled for
different sensor bias voltages. The external threshold voltage is 0.89 V.
8. Conclusion
This paper describes the characterisation of a CCPD module with HV2FEI4v2 sensor, which is
implemented in the AMS 180 nm high-voltage process. The investigated CCPD module connects
every FE-I4 pixel to three HV2FEI4v2 subpixels, the position of which is encoded in the output
signal amplitude.
Several HV2FEI4v2 parameters were studied, including adjustment of the ToT response of
the FE-I4 to the sensor signal for a successful subpixel mapping. The parameter range in which a
significant change of the output voltage is possible was found to be small, which makes subpixel
decoding a challenging task. The challenge is met by a subpixel mapping with a likelihood based
on ToT and Lvl1.
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Data from test beam measurements were analysed with all subpixel types enabled and subpixel
mapping based on the likelihood method. Residual distributions show a mismatch rate of 5%. The
mean hit efficiency was measured to 72% with a large standard deviation of 21%. The mean
hit efficiency of subpixel types 2 and 3 is approximately 80%. The measurement of the in-pixel
efficiency showed that the hit efficiency in the centre of the pixel is higher than at the edges due to
charge sharing.
The HV2FEI4v2 is a very early prototype towards a CCPD module for the ITk. The feasibility
of the subpixel de- and encoding concept was successfully demonstrated, resulting in an improved
pixel resolution compared to that of the larger pixels of the read-out chip. The measured mean hit
efficiency of the module of 72% is clearly below ITk specifications. This feature can be addressed
by reducing the HV2FEI4v2 comparator threshold.
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